Mario Daniel Nemirovsky
- 1.Coffman, E.G. and Denning P.J., "Operating System Theory", Prentice-Hall, 1973 Google Scholar
Digital Library
- 2.CPU32, Reference Manual (Rev. 0.8), Motorola 1989Google Scholar
- 3.Patterson D. and Sequin C., "RISC I: A reduced Instruction Set VLSI Computer," Proc. of the 8th Symposium on Computer Architecture, May 1981 Google ScholarDigital Library
- 4.Thornton J.E., "Parallel Operation in the Control Data 6600," Proceedings-Spring Joint Computer Conference, 1964Google Scholar
- 5.Flynn M.J., Podvin A., and Shimizuk K., "A Multiple Instruction Stream processor with shared resources," Parallel Processor System, C. Hobbs, Washington D.C., Spartan, 1970Google Scholar
- 6.Flynn M.J., "Some Computer Organizations and Their Effectiveness," Transactions on Computers, Vol. C-21, No 9 Sept. 1972Google Scholar
- 7.Kaminsky, W.J. and Davidson E.S., "Developing a Multiple-Instruction-Stream Single-Chip Processor," IEEE Computer Magazine, Dec. 1979Google Scholar
- 8.Kowalik J.S., ed., "Parallel MIMD Computation: HEP Supercomputer and its Applications," The MIT Press, 1985 Google ScholarDigital Library
- 9.Smith B.J., "A Pipelined, Shared Resource MIMD Computer," Proc. of the 1978 International Conference on Parallel Processing, 1978Google Scholar
- 10.Staley C.A., "Design and Analysis of the CCMP: A Highly Expandable Shared Memory Parallel Computer," Ph.D. Dissertation UCSB, August 1986 Google ScholarDigital Library
- 11.Halstead R.H. and Fujita T., "MASA: A Multithreaded Processor Architecture for Parallel Symbolic Computing," Proc. of the 15th Symposium on Computer Architecture, June 1988 Google ScholarDigital Library
- 12.Rishiyur S., Nikhil, and Arvind, "Can Dataflow Subsume Von-Neumann Computing?," Proc. of the 16th Symposium on Computer Architecture, June 1989 Google ScholarDigital Library
- 13.Agarwal A., Lim B., Kranz D. and Kubiatowicz," APRIL: A Processor Architecture for Mulfiprocessing," Proc. of the 17th Symposium on Computer Architecture, May 1990 Google ScholarDigital Library
- 14.Patterson D. and Sequin C., "A VLSI RiSC", IEEE Computer Magazine, Sept. 1982Google ScholarDigital Library
- 15.Lunde A., "Empirical Evaluation of some Features of Instruction Set Processor Architectures," Communication of the ACM, March 1977 Google ScholarDigital Library
- 16.Alexander G., Wortman D., "Static and Dynamic characteristics of XPL programs," iEEE Computer Magazine, Nov. 1975Google Scholar
- 17.Patterson D., "Reduced Instruction Set Computers," Communications of the ACM, Jan. 1985 Google ScholarDigital Library
- 18.Sites, R.L.,"How to use 1000 registers," Proe. Caltech Conference on VLSI, Jan. t979Google Scholar
- 19.Wyes H.W. and Plessmann K.W., "OMEGA- A RISC Architecture for Real-Time Applications," IFAC 10th Triennial World Congress, Munich, FRG, 1987Google Scholar
- 20.Tannenbaum A.S., "Implications of structured programming for machine architecture," Communications of the ACM March 1978 Google ScholarDigital Library
- 21.Halbert D. and Kessler P., "Windows of Overlapping Register Frames," CS292R-course final report, UC Berkeley, June 1980Google Scholar
- 22.Dirzel D.R. and McLellan H.R., "Register Allocation for Free: The C Machine Stack Cache," Proc. Symp. on Architectural Support for Programming Languages and Operating Systems, Palo Alto, CA, March 1982 Google ScholarDigital Library
- 23.Siewiorek D.P., Gordon Bell C., and Newell A., "Computer Structures: Principles and Examples," McGraw-Hill Book, 1971 Google ScholarDigital Library
- 24.Nemirovsky, Mario, "DISC, A Dynamic Instruction Stream Computer," PhD Dissertation, University of California, Santa Barbara, September 1990. Google ScholarDigital Library
Index Terms
- DISC: dynamic instruction stream computer
Recommendations
Scalable lineage capture for debugging DISC analytics
SOCC '13: Proceedings of the 4th annual Symposium on Cloud ComputingA fundamental challenge for big-data analytics is how to efficiently tune and debug multi-step dataflows. This paper presents Newt, a scalable architecture for capturing and using record-level data lineage to discover and resolve errors in analytics. ...
Implementation of Microprogrammed Hard Disk Drive Servo Sequencer
DSD '08: Proceedings of the 2008 11th EUROMICRO Conference on Digital System Design Architectures, Methods and ToolsThis paper presents an Application Specific Instruction-set Processor (ASIP) for the realization of Hard Disk Drive Regular Servo Sequencer (RSS) and the related firmware for its reconfiguration. The proposed architecture is a 12 bit Reduced Instruction ...
Comments